## Am7942

## Subscriber Line Interface Circuit

## DISTINCTIVE CHARACTERISTICS

- Programmable constant-current feed
- Receive current gain = 200

■ Programmable loop-detect threshold
■ Low standby power
■ Performs polarity reversal

- Ground-key detector

■ Pin for external ground-key noise filter capacitor
■ Test relay driver option (PLCC only)

- Tip Open state for ground-start lines

■ -19 V to -58 V battery operation

- Ideal for PBX and KTS applications

■ On-chip switching regulator for low-power dissipation

- Can be used with or without the on-chip switching regulator
■ Two-wire impedance set by single external impedance
- On-hook transmission


## BLOCK DIAGRAM



## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.

| Valid Combinations |  |  |
| :---: | :---: | :---: |
| Am7942 | -1 | DC |
|  | -2 | JC |
|  |  | PC |

TEMPERATURE RANGE
$\mathrm{C}=$ Commercial $\left(0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}\right)^{\star}$

PACKAGE TYPE
$J=32-$ pin Plastic Leaded Chip Carrier (PL 032)
P = 28-pin Plastic DIP (PD 028)
D = 28-pin Ceramic DIP (CD 028)

PERFORMANCE GRADE
Blank = Standard specification
-1 = Performance Grading
-2 = Performance Grading

DEVICE NUMBER/DESCRIPTION
Am7942
Subscriber Line Interface Circuit

## Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD standard military grade products.

## Note:

* Functionality of the device from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ is guaranteed by production testing. Performance from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is guaranteed by characterization and periodic sampling of production units.


## CONNECTION DIAGRAMS

## Top View

28-Pin Plastic DIP
or
28-Pin Ceramic DIP

32-Pin PLCC


## Notes:

1. Pin 1 is marked for orientation.
2. $T P$ is a thermal conduction pin tied to substrate (QBAT).

## PIN DESCRIPTIONS

| Pin Names | Type | Description |
| :---: | :---: | :---: |
| AGND/DGND | Gnd | Analog and Digital ground. |
| A(TIP) | Output | Output of A(TIP) power amplifier. |
| BGND | Gnd | Battery (power) ground. |
| B(RING) | Output | Output of B(RING) power amplifier. |
| C3-C1 | Input | Decoder. TTL compatible. C3 is MSB and C1 is LSB. |
| C4 | Input | Test Relay Driver Command. TTL compatible. A logic Low enables the driver. See Note 3. |
| CAS | Capacitor | Anti-saturation pin for capacitor to filter reference voltage when operating in antisaturation region. |
| CHCLK | Input | Chopper Clock. Input to switching regulator (TTL compatible). Freq $=256 \mathrm{kHz}$ (typ). See Note 1. |
| CHS | Input | Chopper Stabilization. (See Note 1) Connection for external chopper stabilizing components. |
| DA | Input | Ring-trip negative. Negative input to ring-trip comparator. |
| DB | Input | Ring-trip positive. Positive input to ring-trip comparator. |
| DET | Output | Switchhook detector. When enabled, a logic Low indicates the selected detector is tripped. The detector is selected by the logic inputs (C3-C1, E1). The output is open-collector with a built-in $15 \mathrm{k} \Omega$ pull-up resistor. |
| E1 | Input | Ground-Key Enable. E1 = High connects the ground-key detector to DET. E1 = Low connects the off-hook or ring-trip detector to $\overline{\mathrm{DET}}$. |
| GKFIL | - | Connection for external ground-key, noise-filter capacitor. See Notes 2 and 3. |
| HPA | Capacitor | High-Pass Filter Capacitor. A(TIP) side of high-pass filter capacitor. |
| HPB | Capacitor | High-Pass Filter Capacitor. B(RING) side of high-pass filter capacitor. |
| L | Output (See Note 1) | Switching Regulator Power Transistor. Connection point for filter inductor and anode of catch diode. Has up to 60 V of pulse waveform on it and must be isolated from sensitive circuits. Keep the diode connections short because of the high currents and high di/dt. |
| QBAT | Battery | Quiet Battery. (See Note 1). Filtered battery supply for the signal processing circuits |
| RD | Resistor | Detector resistor. Detector threshold set and filter pin. |
| RDC | Resistor | DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). |
| RINGOUT | Output | Ring Relay Driver. Open-collector driver with emitter internally connected to BGND. |
| RSN | Input | Receive Summing Node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 500 x the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node. |
| TESTOUT | Output | Test Relay Driver. Open collector driver with emitter internally connected to BGND. See Note 3. |
| TP | Thermal | Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation |
| VBAT | Battery | Battery supply. |
| VCC | Power | +5 V power supply. |
| VEE | Power | -5 V power supply. |
| VREG | Input | Regulated Voltage. (See Note 1.) Provides negative power supply for power amplifiers. Connection point for inductor, filter capacitor, and chopper stabilization. |
| VTX | Output | Transmit Audio. This output is a unity gain version of the $A(T I P)$ and $B(R I N G)$ metallic voltage. VTX also sources the two-wire input impedance programming network. |

## Notes:

1. All pins, except CHCLK, connect to VBAT when using SLIC without a switching regulator. CHCLK is connected to AGND/ DGND.
2. To prevent noise pickup by the detection circuits when using Ground-Key Detect state ( $E 1=$ logical 1 ), a 3300 pF minimum bypass capacitor is recommended between the GKFIL pin and ground.
3. Not available on standard 28-pin DIP package.
ABSOLUTE MAXIMUM RATINGS
Storage temperature ..... $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$V_{C C}$ with respect to AGND/DGND .....  . -0.4 V to +7.0 V
$\mathrm{V}_{\text {EE }}$ with respect to AGND/DGND . . .+0.4 V to -7.0 V
$\mathrm{V}_{\text {BAT }}$ with respect to AGND/DGND . . . +0.4 V to -70 V
Note: Rise time of $V_{B A T}(d v / d t)$ must be limited to $27 \mathrm{~V} / \mu \mathrm{s}$ orless when $Q_{B A T}$ bypass $=0.33 \mu \mathrm{~F}$.
BGND with respect to AGND/DGND .+1.0 V to -3.0 V
$\mathrm{A}(\mathrm{TIP})$ or $\mathrm{B}(\mathrm{RING})$ to BGND:
Continuous ..... -70 V to +1.0 V
$10 \mathrm{~ms}(\mathrm{f}=0.1 \mathrm{~Hz})$ ..... -70 V to +5.0 V
$1 \mu \mathrm{~s}(\mathrm{f}=0.1 \mathrm{~Hz})$ ..... -90 V to +10 V
$250 \mathrm{~ns}(\mathrm{f}=0.1 \mathrm{~Hz})$ ..... -120 V to +15 V
Current from A(TIP) or B(RING) ..... $\pm 150 \mathrm{~mA}$
Voltage on RINGOUT

$\qquad$
BGND to 70 V above $\mathrm{Q}_{\text {BAT }}$
Voltage on TESTOUT. BGND to 70 V above $\mathrm{Q}_{\text {BAT }}$
Current through relay drivers ..... 60 mA
Voltage on ring-trip inputs
(DA and DB) $V_{B A T}$ to 0 V
Current into ring-trip inputs ..... $\pm 10 \mathrm{~mA}$
Peak current into regulator
switch (L pin). ..... 150 mA
Switcher transient peak off voltage on L pin. ..... $+1.0 \mathrm{~V}$
C4-C1, E1, CHCLK to AGND/DGND . 0.4 V to $\mathrm{V}_{\mathrm{CC}}+0.4 \mathrm{~V}$
Maximum power dissipation, $\mathrm{T}_{\mathrm{A}}$ (see note) ..... $.70^{\circ} \mathrm{C}$
In 28-pin ceramic DIP package ..... 2.58 W
In 28-pin plastic DIP package ..... 1.4 W
In 32-pin PLCC package ..... 1.74 W
Note: Thermal limiting circuitry on chip will shut down thecircuit at a junction temperature of about $165^{\circ} \mathrm{C}$. The deviceshould never be exposed to this temperature. Operationabove $145^{\circ} \mathrm{C}$ junction temperature may degrade devicereliability. See the SLIC Packaging Considerations for moreinformation.
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

## OPERATING RANGES

## Commercial (C) Devices

Ambient temperature $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}^{*}$
$V_{C C}$ ..... 4.75 V to 5.25 V
$V_{\text {EE }}$ ..... -4.75 V to -5.25 V
$V_{\text {BAT }}$ ..... -19 V to -58 V
AGND/DGND ..... 0 V
BGND with respect toAGND/DGND.-100 mV to +100 mV
Load Resistance on VTX to ground $10 \mathrm{k} \Omega$ min
The Operating Ranges define those limits between which thefunctionality of the device is guaranteed.

* Functionality of the device from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ is guaranteed by production testing. Performance from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is guaranteed by characterization and periodic sampling of production units.
-Can be used without switching regulator components in this range of battery voltages, provided maximum power dissipation specifications are not exceeded.

FINAL

## ELECTRICAL CHARACTERISTICS

| Description | Test Conditions (See Note 1) |  | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog ( $\mathrm{V}_{\mathrm{TX}}$ ) output impedance |  |  | 3 |  |  | $\Omega$ | 4 |
| Analog ( $\mathrm{V}_{\mathrm{TX}}$ ) output offset | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\begin{aligned} & -1^{*} \\ & -2 \end{aligned}$ | $\begin{aligned} & -35 \\ & -35 \\ & -30 \end{aligned}$ |  | $\begin{aligned} & +35 \\ & +35 \\ & +30 \end{aligned}$ | mV | 4 |
|  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -1 -2 | $\begin{aligned} & -40 \\ & -40 \\ & -35 \end{aligned}$ |  | $\begin{aligned} & +40 \\ & +40 \\ & +35 \end{aligned}$ |  |  |
| Analog (RSN) input impedance | 300 Hz to 3.4 kHz |  |  | 1 | 20 | $\Omega$ |  |
| Longitudinal impedance at A or B |  |  |  |  | 35 |  |  |
| Overload level | 4-wire <br> 2-wire |  | -2.5 |  | +2.5 | Vpk | 2 |
| Transmission Performance, 2-Wire Impedance (See Test Circuit D) |  |  |  |  |  |  |  |
| 2-wire return loss | 300 Hz to 3400 Hz |  | 26 |  |  | dB | 4, 10 |
| Longitudinal Balance (2-Wire and 4-Wire, See Test Circuit C); $\mathrm{R}_{\mathrm{L}}=600 \Omega$ |  |  |  |  |  |  |  |
| Longitudinal to metallic L-T, L-4 | 200 Hz to 1 kHz <br> normal polarity $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> normal polarity $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> reverse polarity |  | $\begin{aligned} & 52 \\ & 63 \\ & 58 \\ & 54 \end{aligned}$ |  |  | dB | $\begin{gathered} 1,2 \\ 1,2,4 \\ 1,2 \end{gathered}$ |
|  | 1 kHz to 3.4 kHz normal polarity $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ normal polarity $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ reverse polarity |  | $\begin{aligned} & 52 \\ & 58 \\ & 54 \\ & 54 \end{aligned}$ |  |  |  | $\begin{gathered} 1,2 \\ 1,2,4 \\ 1,2 \end{gathered}$ |
| Longitudinal signal generation 4-L | 300 Hz to 800 Hz Reverse polarity | $\begin{aligned} & -1^{*} \\ & -2 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \\ & 42 \end{aligned}$ |  |  |  |  |
| Longitudinal current capability per wire | Active state OHT state | $\begin{aligned} & \text { all* } \\ & \text { all } \end{aligned}$ |  | $\begin{aligned} & 28 \\ & 18 \end{aligned}$ |  | mArms |  |
| Insertion Loss (2- to 4-Wire and 4- to 2-Wire, See Test Circuits A and B) BAT $=-48 \mathrm{~V}, \mathrm{R}_{\mathrm{LDC}}=\mathrm{R}_{\mathrm{LAC}}=600 \Omega ;$ BAT $=-\mathbf{2 4} \mathrm{V}, \mathrm{R}_{\mathrm{LDC}}=300 \Omega, \mathbf{R}_{\mathrm{LAC}}=600 \Omega$ |  |  |  |  |  |  |  |
| Gain accuracy | $0 \mathrm{dBm}, 1 \mathrm{kHz}$ <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\begin{aligned} & -1^{*} \\ & -2 \end{aligned}$ | $\begin{aligned} & -0.15 \\ & -0.15 \\ & -0.10 \end{aligned}$ |  | $\begin{aligned} & +0.15 \\ & +0.15 \\ & +0.10 \end{aligned}$ | dB |  |
|  | $\begin{aligned} & 0 \mathrm{dBm}, 1 \mathrm{kHz} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | -1 -2 | $\begin{aligned} & -0.20 \\ & -0.20 \\ & -0.15 \end{aligned}$ |  | $\begin{aligned} & +0.20 \\ & +0.20 \\ & +0.15 \end{aligned}$ |  | - |
| Variation with frequency | 300 Hz to 3400 Hz <br> Relative to 1 kHz $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\begin{aligned} & -1^{*} \\ & -2 \end{aligned}$ | $\begin{aligned} & -0.15 \\ & -0.15 \\ & -0.10 \end{aligned}$ |  | $\begin{aligned} & +0.15 \\ & +0.15 \\ & +0.10 \end{aligned}$ |  |  |
|  | 300 Hz to 3400 Hz Relative to 1 kHz $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{aligned} & -1^{*} \\ & -2 \end{aligned}$ | $\begin{aligned} & -0.20 \\ & -0.20 \\ & -0.15 \end{aligned}$ |  | $\begin{aligned} & +0.20 \\ & +0.20 \\ & +0.15 \end{aligned}$ |  | - |

## Note:

*P.G. = Performance Grade

## ELECTRICAL CHARACTERISTICS (CONTINUED)



Total Harmonic Distortion (2- to 4-Wire and 4- to 2-Wire, See Test Circuits A and B)
BAT $=-48 \mathrm{~V}, \mathrm{R}_{\mathrm{LDC}}=\mathrm{R}_{\mathrm{LAC}}=600 \Omega$

| Harmonic distortion | 0 dBm | -64 | -50 | dB |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 300 Hz to 3400 Hz | +7 dBm | -55 | -40 |  |  |
| Idle Channel Noise$\text { BAT }=-48 \mathrm{~V}, \mathbf{R}_{\mathrm{LDC}}=\mathbf{R}_{\mathrm{LAC}}=600 \Omega ; \mathbf{B A T}=-24 \mathrm{~V}, \mathbf{R}_{\mathrm{LDC}}=300 \Omega, \mathbf{R}_{\mathrm{LAC}}=600 \Omega$ |  |  |  |  |  |
| C -message weighted noise | $\begin{aligned} & \text { 2-wire, } 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \text { 2-wire, }-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | +7 | $\begin{aligned} & +10 \\ & +12 \end{aligned}$ | dBrnC | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |
|  | 4-wire, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> 4-wire, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | +7 | $\begin{aligned} & +10 \\ & +12 \end{aligned}$ |  | 4 |
| Psophometric weighted noise | 2-wire, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> 2-wire, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -83 | $\begin{aligned} & -80 \\ & -78 \end{aligned}$ | dBmp | 4 |
|  | 4-wire, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> 4-wire, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -83 | $\begin{aligned} & -80 \\ & -78 \end{aligned}$ |  | - |
| Single Frequency Out-of-Band Noise (See Test Circuit E) |  |  |  |  |  |
| Metallic | 4 kHz to 9 kHz <br> 9 kHz to 1 MHz <br> 256 kHz and harmonics** | $\begin{aligned} & \hline-76 \\ & -76 \\ & -63 \end{aligned}$ |  | dBm | $\begin{gathered} 4 \\ 4,5,8 \\ 4,5 \end{gathered}$ |
| Longitudinal | 1 kHz to 15 kHz Above 15 kHz 256 kHz and harmonics** | $\begin{aligned} & -70 \\ & -85 \\ & -57 \end{aligned}$ |  |  | $\begin{gathered} 4 \\ 4,5,8 \\ 4,5 \end{gathered}$ |

FINAL

## ELECTRICAL CHARACTERISTICS (CONTINUED)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Line Characteristics (See Figures 1a, 1b, 1c) |  |  |  |  |  |  |
| Short loops, Active state | $\begin{aligned} & \text { Battery }=-24 \mathrm{~V}, \mathrm{R}_{\mathrm{LDC}}=300 \Omega \\ & \text { Battery }=-43 \mathrm{~V}, \mathrm{R}_{\mathrm{LDC}}=600 \Omega \\ & \text { Battery }=-48 \mathrm{~V}, R_{\mathrm{LDC}}=600 \Omega \end{aligned}$ | 32.4 | 35.0 | 37.6 |  | $\begin{gathered} 4,9 \\ 4 \\ - \end{gathered}$ |
| Long loops, Active state | $\begin{aligned} & \text { Battery }=-24 \mathrm{~V}, \mathrm{R}_{\mathrm{LDC}}=640 \Omega \\ & \text { Battery }=-43 \mathrm{~V}, \mathrm{R}_{\mathrm{LDC}}=1300 \Omega \\ & \text { Battery }=-48 \mathrm{~V}, \mathrm{R}_{\mathrm{LDC}}=1900 \Omega \end{aligned}$ | $\begin{aligned} & 20.0 \\ & 23.0 \\ & 18.0 \end{aligned}$ |  |  | mA | $\begin{gathered} 4,9 \\ 4 \\ - \end{gathered}$ |
| OHT state | $\begin{aligned} & \text { Battery }=-24 \mathrm{~V}, \mathrm{R}_{\mathrm{LDC}}=600 \Omega \\ & \text { Battery }=-48 \mathrm{~V}, \mathrm{R}_{\mathrm{LDC}}=600 \Omega \end{aligned}$ | 15.5 | 17.5 | 19.5 |  | 4, 9 |
| Loop current | Tip Open state, $R_{L}=0$ Disconnect state, $R_{L}=0$ |  |  | 1.0 |  |  |
| ILLIM (ITip and IRing) | Tip and ring shorted to GND |  | 70 | 105 |  |  |
| Power Dissipation Battery, Normal Loop Polarity |  |  |  |  |  |  |
| On-hook Open Circuit state | Battery $=-24 \mathrm{~V}$, w/o switching reg. <br> Battery $=-48 \mathrm{~V}$, with switching reg. |  | $\begin{aligned} & 30 \\ & 35 \end{aligned}$ | $\begin{gathered} 75 \\ 100 \end{gathered}$ |  | 9 |
| On-hook OHT state | Battery $=-24 \mathrm{~V}$, w/o switching reg. <br> Battery $=-48 \mathrm{~V}$, with switching reg. | 100 | $\begin{aligned} & 175 \\ & 135 \end{aligned}$ | 225 |  | 9 |
| On-hook Active state | Battery $=-24 \mathrm{~V}$, w/o switching reg. <br> Battery $=-48 \mathrm{~V}$, with switching reg. |  | $\begin{aligned} & 135 \\ & 180 \end{aligned}$ | $\begin{aligned} & 225 \\ & 300 \end{aligned}$ | mW | 9 |
| Off-hook OHT state $\mathrm{R}_{\mathrm{L}}=50 \Omega$ | Battery $=-24 \mathrm{~V}$, w/o switching reg. <br> Battery $=-48 \mathrm{~V}$, with switching reg. |  | $\begin{aligned} & 500 \\ & 400 \end{aligned}$ | $\begin{aligned} & 800 \\ & 750 \end{aligned}$ |  | 9 |
| Off-hook Active state $\mathrm{R}_{\mathrm{L}}=50 \Omega$ | Battery $=-24 \mathrm{~V}$, w/o switching reg. <br> Battery $=-48 \mathrm{~V}$, with switching reg. |  | $\begin{aligned} & 800 \\ & 800 \end{aligned}$ | $\begin{aligned} & 1100 \\ & 1000 \end{aligned}$ |  | 9 |
| Supply Currents, Battery = -24 V or -48 V |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ on-hook supply current | Open Circuit state OHT state Active state |  | $\begin{aligned} & 3.0 \\ & 6.0 \\ & 7.5 \end{aligned}$ | $\begin{gathered} \hline 4.5 \\ 10.0 \\ 12.0 \end{gathered}$ |  |  |
| $\mathrm{V}_{\text {EE }}$ on-hook supply current | Open Circuit state OHT state Active state |  | $\begin{aligned} & 1.0 \\ & 2.2 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 2.3 \\ & 3.5 \\ & 6.0 \end{aligned}$ | mA | 9 |
| $\mathrm{V}_{\text {BAT }}$ on-hook supply current | Open Circuit state OHT state Active state |  | $\begin{aligned} & 0.4 \\ & 3.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 5.0 \\ & 6.0 \end{aligned}$ |  |  |

Note:
${ }^{* *}$ Applies only when switching regulator is used.

| Power Supply Rejection Ratio (V) $\mathbf{V I P P L E}^{\mathbf{~}} \mathbf{5 0} \mathbf{~ m V r m s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | 50 Hz to 3.4 kHz <br> 3.4 kHz to 50 kHz | $\begin{aligned} & 25 \\ & 22 \end{aligned}$ | $\begin{aligned} & 45 \\ & 35 \end{aligned}$ |  | dB | 6 |
| $\mathrm{V}_{\mathrm{EE}}$ | 50 Hz to 3.4 kHz <br> 3.4 kHz to 50 kHz | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ |  |  |  |
| $V_{\text {BAT }}$ | 50 Hz to 3.4 kHz <br> 3.4 kHz to 50 kHz | $\begin{aligned} & 27 \\ & 20 \end{aligned}$ | $\begin{aligned} & 45 \\ & 40 \end{aligned}$ |  |  |  |
| Effective int. resistance | CAS to GND | 85 | 170 | 255 | k $\Omega$ | 4 |

## ELECTRICAL CHARACTERISTICS (CONTINUED)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Off-Hook Detector |  |  |  |  |  |  |
| Current threshold | $\mathrm{I}_{\text {DET }}=365 / \mathrm{R}_{\mathrm{D}}$ | -20 |  | +20 | \% |  |
| Ground-Key Detector Thresholds, Active State |  |  |  |  |  |  |
| Ground-key resistance threshold | $\begin{aligned} & \text { Battery }=-24 \mathrm{~V}, \mathrm{~B}(\mathrm{RING}) \text { to GND } \\ & \text { Battery }=-48 \mathrm{~V}, \mathrm{~B}(\text { RING }) \text { to GND } \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 5.0 \end{aligned}$ | $\begin{gathered} \hline 4.5 \\ 10.0 \end{gathered}$ | $\mathrm{k} \Omega$ | 9 |
| Ground-key current threshold | B(RING) to GND Midpoint to GND |  | 9 9 |  | mA | 7 |
| Effective internal resistance | GKFIL to AGND/DGND | 18 | 36 | 54 | k $\Omega$ | 4 |
| Ring-Trip Detector Input |  |  |  |  |  |  |
| Bias current |  | -5 | -0.05 |  | $\mu \mathrm{A}$ |  |
| Offset voltage | Source resistance $=0$ to $2 \mathrm{M} \Omega$ | -50 | 0 | +50 | mV | 11 |
| Logic Inputs (C4-C1, E0, E1, and CHCLK) |  |  |  |  |  |  |
| Input High voltage |  | 2.0 |  |  | V |  |
| Input Low voltage |  |  |  | 0.8 |  |  |
| Input High current | All inputs except E1 | -75 |  | 40 | $\mu \mathrm{A}$ |  |
| Input High current | Input E1 | -75 |  | 45 | $\mu \mathrm{A}$ |  |
| Input Low current |  | -0.4 |  |  | mA |  |
| Logic Output ( $\overline{\mathrm{DET}}$ ) |  |  |  |  |  |  |
| Output Low voltage | $\mathrm{I}_{\text {OUT }}=0.8 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| Output High voltage | $\mathrm{I}_{\text {OUT }}=-0.1 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| Relay Driver Outputs (RINGOUT, TESTOUT) |  |  |  |  |  |  |
| On voltage | 25 mA sink |  |  | +1.5 | V |  |
| Off leakage | $\mathrm{V}_{\mathrm{OH}}=+15 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |  |

## RELAY DRIVER SCHEMATICS



ON Voltage at RINGOUT or TESTOUT (V)


## SWITCHING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Temperature Range | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tgkde | E1 Low to $\overline{\text { DET }} \operatorname{High}(\mathrm{E} 0=1)$ <br> E1 Low to $\overline{\mathrm{DET}}$ Low $(\mathrm{EO}=1)$ | Ground-Key Detect state $R_{L}$ open, $R_{G}$ connected (See Figure H) | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 3.8 \\ & 4.0 \\ & \\ & 1.1 \\ & 1.6 \end{aligned}$ | $\mu \mathrm{s}$ | 4 |
| tshde | E1 High to $\overline{\mathrm{DET}}$ Low $(\mathrm{EO}=1)$ <br> E1 High to DET High (E0 = 1) | Switchhook Detect state $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{R}_{\mathrm{G}}$ open (See Figure G) | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 1.2 \\ & 1.7 \\ & \\ & 3.8 \\ & 4.0 \end{aligned}$ |  |  |

## SWITCHING WAVEFORMS

E1 to $\overline{\mathrm{DET}}$
E1
$\overline{\mathrm{DET}}$


## Note:

All delays measured at 1.4 V levels.

## Notes:

1. Unless otherwise noted, test conditions are $B A T=-48 \mathrm{~V}, V_{C C}=+5 \mathrm{~V}, V_{E E}=-5 \mathrm{~V}, R_{L}=600 \Omega, C_{H P}=0.33 \mu F$, $R_{D C 1}=R_{D C 2}=7.14 \mathrm{k} \Omega, C_{D C}=0.47 \mu F, R_{D}=35.4 \mathrm{k} \Omega, C_{C A S}=0.47 \mu \mathrm{~F}$, no fuse resistors, $R_{T}=120 \mathrm{k} \Omega$, and $R_{R X}=60 \mathrm{k} \Omega$. Switching regulator components: $L=1 \mathrm{mH}, C_{\text {FIL }}=0.47 \mu \mathrm{~F}$ (see Application Circuit).
2. Overload level is defined when $T H D=1 \%$.
3. Balance return signal is the signal generated at $V_{T X}$ by $V_{R X}$. This specification assumes the two-wire $A C$ load impedance matches the programmed impedance.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. For frequencies below 12 kHz , these tests are performed with a longitudinal impedance of $90 \Omega$ and metallic impedance of $300 \Omega$. For frequencies greater than 12 kHz , a longitudinal impedance of $90 \Omega$ and a metallic impedance of $135 \Omega$ is used. These tests are extremely sensitive to circuit board layout. Please refer to application notes for details.
6. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
7. "Midpoint" is defined as the connection point between two $300 \Omega$ series resistors connected between $A(T I P)$ and $B(R I N G)$.
8. Fundamental and harmonics from 256 kHz switch regulator chopper are not included.
9. For -24 V battery, switching regulator is disabled. L, CHS, and VREG pins connected to VBAT pin; CHCLK pin connected to AGND/DGND.
10. Assumes the following $Z_{T}$ network:

11. Tested with $0 \Omega$ source impedance. $2 M \Omega$ is specified for system design purposes only.
12. Group delay can be considerably reduced by using a $Z_{T}$ network such as that shown in Note 10 above. The network reduces the group delay to less than $2 \mu \mathrm{~s}$. The effect of group delay on linecard performance may be compensated for by using the QSLAC ${ }^{\text {TM }}$ or DSLAC ${ }^{\text {TM }}$ device.

Table 1. SLIC Decoding

|  |  | DET Output |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| State | C3 | C2 | C1 | Two-Wire Status | E1 = 0 | E1 $=\mathbf{1}$ |
| 0 | 0 | 0 | 0 | Open Circuit | Ring trip | Ring trip |
| 1 | 0 | 0 | 1 | Ringing | Ring trip | Ring trip |
| 2 | 0 | 1 | 0 | Active | Loop detector | Ground key |
| 3 | 0 | 1 | 1 | On-Hook TX (OHT) | Loop detector | Ground key |
| 4 | 1 | 0 | 0 | Tip Open | Loop detector | - |
| 5 | 1 | 0 | 1 | Reserved | Loop detector | - |
| 6 | 1 | 1 | 0 | Active Polarity Reversal | Loop detector | Ground key |
| 7 | 1 | 1 | 1 | OHT Polarity Reversal | Loop detector | Ground key |

Table 2. User-Programmable Components

| $\mathrm{Z}_{\mathrm{T}}=200\left(\mathrm{Z}_{2 \mathrm{WIN}}-2 \mathrm{R}_{\mathrm{F}}{ }^{*}\right)$ | $Z_{T}$ is connected between the VTX and RSN pins. The fuse resistors are $R_{F}$, and $Z_{2 \text { WIN }}$ is the desired 2-wire AC input impedance. When computing $\mathrm{Z}_{\mathrm{T}}$, the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. |
| :---: | :---: |
| $Z_{R X}=\frac{Z_{L}}{G 42_{L}} \cdot \frac{200 Z_{T}}{Z_{T}+200\left(Z_{L}+2 R_{F}\right)}$ | $Z_{R X}$ is connected from $V_{R X}$ to the $R_{S N} \cdot Z_{T}$ is defined above, and $G_{42 L}$ is the desired receive gain. |
| $\begin{aligned} & \mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}=\frac{500}{\mathrm{I}_{\mathrm{LOOP}}} \\ & \mathrm{C}_{\mathrm{DC}}=1.5 \mathrm{~ms} \cdot \frac{\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}}{\mathrm{R}_{\mathrm{DC} 1} \mathrm{R}_{\mathrm{DC} 2}} \end{aligned}$ | $\mathrm{R}_{\mathrm{DC} 1}, \mathrm{R}_{\mathrm{DC}}$, and $\mathrm{C}_{\mathrm{DC}}$ form the network connected to the RDC pin. $R_{D C 1}$ and $R_{D C 2}$ are approximately equal. $\mathrm{l}_{\text {LOop }}$ is the desired loop current in the constant-current region. |
| $\mathrm{R}_{\mathrm{D}}=\frac{365}{\mathrm{I}_{\mathrm{T}}}, \quad \mathrm{C}_{\mathrm{D}}=\frac{0.5 \mathrm{~ms}}{\mathrm{R}_{\mathrm{D}}}$ | $R_{D}$ and $C_{D}$ form the network connected from $R D$ to -5 V , and $I_{T}$ is the threshold current between on hook and off hook. |
| $\mathrm{C}_{\mathrm{CAS}}=\frac{1}{3.4 \bullet 10^{5} \pi \mathrm{f}_{\mathrm{c}}}$ | $\mathrm{C}_{\text {CAS }}$ is the regulator filter capacitor, and $\mathrm{f}_{\mathrm{c}}$ is the desired filter cut-off frequency. |

## Note:

${ }^{*} R_{\text {FUSE }}=20 \Omega-50 \Omega$, user selectable.

## DC FEED CHARACTERISTICS



## Notes:

1. Constant-current region:

Active state: $\quad \mathrm{I}_{\mathrm{L}}=\frac{500}{\mathrm{R}_{\mathrm{DC}}}$
OHT state: $\quad \mathrm{I}_{\mathrm{L}}=\frac{250}{\mathrm{R}_{\mathrm{DC}}}$
2. Anti-saturation turn-on (Active state):
a. Battery independent:
$\mathrm{V}_{\mathrm{AB}}=35.5 \mathrm{~V}$,
$\left(\left|\mathrm{V}_{\mathrm{BAT}}\right|>46.2 \mathrm{~V}\right)$
b. Battery tracking:
$\mathrm{V}_{\mathrm{AB}}=1.1\left|\mathrm{~V}_{\mathrm{BAT}}\right|-15$, $\left(\left|\mathrm{V}_{\text {BAT }}\right| \geq 46.2 \mathrm{~V}\right)$
$\mathrm{V}_{\mathrm{AB}}=0.7\left|\mathrm{~V}_{\mathrm{BAT}}\right|+3.5$,
$\left(\left|\mathrm{V}_{\text {BAT }}\right|<46.2 \mathrm{~V}\right)$
3. Open circuit voltage:

Active state:
$\mathrm{V}_{\mathrm{AB}}=42.6, \quad\left(\left|\mathrm{~V}_{\mathrm{BAT}}\right|>53 \mathrm{~V}\right)$
$\mathrm{V}_{\mathrm{AB}}=0.7\left|\mathrm{~V}_{\mathrm{BAT}}\right|+5.89, \quad\left(\left|\mathrm{~V}_{\mathrm{BAT}}\right| \leq 53 \mathrm{~V}\right)$
OHT state,
$\mathrm{V}_{\mathrm{AB}}=39.1$,
$\left(\left|\mathrm{V}_{\text {BAT }}\right|>49.8 \mathrm{~V}\right)$
$\mathrm{V}_{\mathrm{AB}}=0.7\left|\mathrm{~V}_{\mathrm{BAT}}\right|+4.7, \quad\left(\left|\mathrm{~V}_{\mathrm{BAT}}\right| \leq 49.8 \mathrm{~V}\right)$
4. Anti-saturation 1 region:

Active state:
$\mathrm{V}_{\mathrm{AB}}=46.2-\mathrm{I}_{\mathrm{L}}\left(\frac{\mathrm{R}_{\mathrm{DC}}}{70.4}\right)$

OHT state:
$\mathrm{V}_{\mathrm{AB}}=39.1-\mathrm{I}_{\mathrm{L}}\left(\frac{\mathrm{R}_{\mathrm{DC}}}{70.4}\right)$
5. Anti-saturation 2 region:

Active state:
$\mathrm{V}_{\mathrm{AB}}=0.7\left|\mathrm{~V}_{\mathrm{BAT}}\right|+5.89-\mathrm{I}_{\mathrm{L}}\left(\frac{\mathrm{R}_{\mathrm{DC}}}{210}\right)$

OHT state:

$$
\mathrm{V}_{\mathrm{AB}}=0.7\left|\mathrm{~V}_{\mathrm{BAT}}\right|+4.7-\mathrm{I}_{\mathrm{L}}\left(\frac{\mathrm{R}_{\mathrm{DC}}}{210}\right)
$$

a. $V_{A}-V_{B}\left(V_{A B}\right)$ Voltage vs. Loop Current (Typical)

DC FEED CHARACTERISTICS (continued)

$R_{D C 1}+R_{D C 2}=R_{D C}=14.28 \mathrm{k} \Omega$
$\mathrm{V}_{\mathrm{BAT}}=47.3 \mathrm{~V}$
b. Loop Current vs. Load Resistance (Typical)


Feed current programmed by $R_{D C 1}$ and $R_{D C 2}$
c. Feed Programming

Figure 1. DC Feed Characteristics

## TEST CIRCUITS


A. Two- to Four-Wire Insertion Loss B. Four- to Two-Wire Insertion Loss and Balance Return Signal


Note:
$Z_{D}$ is the desired impedance (e.g., the characteristic impedance of the line).
$R_{L}=-20 \log \left(2 V_{M} / V_{S}\right)$
D. Two-Wire Return Loss Test Circuit

## TEST CIRCUITS (continued)


E. Single-Frequency Noise

G. Loop-Detector Switching


Current Feed or Ground Key

## F. Ground-Key Detection Center Point Test



$$
\mathrm{R}_{\mathrm{G}}: 2 \mathrm{k} \Omega \text { at } \mathrm{V}_{\mathrm{BAT}}=-48 \mathrm{~V}
$$ $1 \mathrm{k} \Omega$ at $V_{B A T}=-24 \mathrm{~V}$

## REVISION SUMMARY

## Revision C to Revision D

- Minor changes were made to the data sheet style and format to conform to AMD standards.
- Table 1-Some information in the table was revised, including the additon of the Reserved status.


## Revision D to Revision E

- Minor changes were made to the data sheet style and format to conform to AMD standards.
- In Pin Description table, inserted/changed TP pin description to: "Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation."


## Trademarks

Copyright © 1998 Advanced Micro Devices, All rights reserved.
AMD, the AMD logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.
DSLAC and QSLAC are trademarks of Advanced Micro Devices, Inc.
Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

